

Department of Computer Science, National Tsing Hua University
Ph.D. Qualification Examination
Computer Architecture, Spring 2017

1. (15%) Please describe the values of X and Y and show how they can be calculated, how Y is translated to PC

Loop: sll \$t1, \$s3, 2	4004	0	0	19	9	4	0
add \$t1, \$t1, \$s6	4008	0	9	22	9	0	32
lw \$t0, 0(\$t1)	4012	35	9	8	0		
bne \$t0, \$s5, Loop	4016	5	8	21	X		
j Loop	4024	2	Y				

2. (15%) Put an X in the box if performance depends on

	Clock rate	Instruction Count	cpi
Instruction Set			
Organization			
Technology			

3. (9%) Consider a MIPS pipeline with the following five stages: IF (Instruction Fetch), ID (Instruction Decode and Register File Read), EX (Execution or Address Calculation), MEM (Data Memory Access), and WB (Write Back). The cycle time depends on whether the full forwarding is supported or not. More precisely, without forwarding, the cycle time is 200 ps; while with full forwarding, the cycle time is 300 ps. Consider the following instruction sequence:

I1: sub r4, r3, r2

I2: or r3, r4, r1

I3: and r4, r4, r3

Please answer the following questions.

- (2%) Please mark all the Read-After-Write (RAW), Write-After-Write (WAW), and Write-After-Read (WAR) dependences.
- (2%) In the considered pipeline, the register-read happens in the second half of each clock cycle, and the register-write happens in the first half. Suppose the pipeline is without forwarding, point out all the hazards and insert nop instructions to get rid of them.

- c. (2%) Suppose the pipeline is with full forwarding, list all the hazards and add nop instructions to eliminate them.
 - d. (2%) Compute and report the total execution times of the instruction sequence without and with (full) forwarding. Please show your work.
 - e. (1%) What is the speedup achieved by adding full forwarding to the pipeline without forwarding?
4. (8%) Let us consider a 5-stage MIPS pipeline with no control hazards, no delay slots, and with full forwarding support. Consider the following instruction sequence:

```
begin: lw  r1, 0(r1)
       sub r1, r1, r0
       lw  r1, 0(r1)
       lw  r1, 0(r1)
       lw  r1, 0(r1)
       beq r1, r2, begin
```

Please answer the following questions.

- a. (6%) Say we are in the fifth iteration of the loop. Please draw a pipeline execution diagram from the cycle when we fetch the first lw in the iteration, until the cycle when we fetch the first lw in the next iteration. In your diagram, please include all the instructions that are in the pipeline during the cycles (more specifically, some instructions came from the fourth iterations). Please mark (e.g., circle) the stage name if the corresponding instruction is not doing useful work in that stage.
 - b. (2%) In the fifth iteration of the loop, how many cycles in which all the 5 stages perform useful work?
5. (8%) For a conditional branch instruction (perhaps in a loop) with the following pattern: T (Taken), NT (Not-Taken), T, T, T, NT, T. Answer the following questions.
- a. (2%) Design a one-bit predictor, explain how it works, and report its accuracy for the first 7 branches. Note that, you have to clearly state any assumption you make, and show your work.
 - b. (3%) Design a two-bit predictor, explain how it works, and report its accuracy for the first 7 branches. State any assumption you make, and show your work.
 - c. (3%) What is the accuracy of your two-bit predictor if the pattern repeats forever?

6. (10%) In this question, consider a MIPS 5-stage pipeline with the following properties:
- Every stage takes 1 cycle.
 - The register-read happens in the second half of each clock cycle, and the register-write happens in the first half.
 - Full forwarding is supported.
 - Branches are resolved in the ID stages, and the prediction accuracy is 80%.
 - Jump instruction (j) incurs zero stalls or flushes.

Please answer the following questions.

- a) (3%) Write a MIPS function to convert any uppercase characters (ASCII code between 65 and 90, inclusive) in an input string into lowercase characters (ASCII code between 97 and 122). The input string is null-terminated, and your function should stop once seeing the first null character.
- b) (2%) If the input string only contains 50 uppercase characters followed by a null character, how many instructions would be executed?
- c) (2%) Suppose we run the function on an outdated MIPS processor with no pipeline, and a cycle time of 10 ns. What is the execution time? Please show your work.
- d) (3%) Now, if we send the same input string to the modern 5-stage MIPS CPU, how many total cycles are needed? If the cycle time is 3 ns, what is the execution time? Please show your work; in particular, you need to point out the numbers of hazards and flushes.
7. (5%) How many total kilobytes are required for a direct-mapped cache with 32KB of data and 4-word blocks, assuming a 32-bit address?
8. a) (5%) For a processor with a base CPI of 1.0, assuming all references hit in the primary cache, and a clock rate of 2 GHz. Assume a main memory access time of 160 ns, including all the miss handling. Suppose the miss rate per instruction at the primary cache is 2.5%, which is the total CPI for the processor with one level of caching.
- b) (5%) If we want to achieve a speedup of three times (300%) by adding a secondary cache which has an 8 ns access time for either a hit or a miss, what is the target miss rate to the main memory that we need to reduce to, with a large enough secondary cache?

9. (10%) Assume a two-way set associative cache has 4 one-word blocks with the LRU (least recently used) replacement policy. Consider the following address sequence: 11, 2, 11, 3, 15, 11, 8, 2, 14, 3, 9, 3. Complete the following table for the contents of cache blocks after reference and their hit or miss.

Address of Memory Block Accessed	Hit or Miss	Contents of Cache Blocks After Reference			
		Set 0	Set 0	Set 1	Set 1
11					
2					
11					
3					
15					
11					
8					
2					
14					
3					
9					
3					

10. (10%) Explain the purpose of the translation-lookaside buffer (TLB). Draw a diagram and describe how it works. What kind of fields do you need to construct a TLB and why?

5

③

(2) opcode(31:26) = 17_{ten} (11_{hex}); if fmt(25:21) = 16_{ten} (10_{hex}) $f = s$ (single);
if fmt(25:21) = 17_{ten} (11_{hex}) $f = d$ (double)

④

The symbol for each prefix is just its first letter, except μ is used for micro.

MIPS Reference Data

①



CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	$R[rd] = R[rs] + R[rt]$	(1) 0/20 _{hex}
Add Immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu I	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 _{hex}
Add Unsigned	addu R	$R[rd] = R[rs] + R[rt]$	0/21 _{hex}
And	and R	$R[rd] = R[rs] \& R[rt]$	0/24 _{hex}
And Immediate	andi I	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) c _{hex}
Branch On Equal	beq I	if($R[rs] == R[rt]$) $PC = PC + 4 + \text{BranchAddr}$	(4) 4 _{hex}
Branch On Not Equal	bne I	if($R[rs] != R[rt]$) $PC = PC + 4 + \text{BranchAddr}$	(4) 5 _{hex}
Jump	j J	$PC = \text{JumpAddr}$	(5) 2 _{hex}
Jump And Link	jal J	$R[31] = PC + 8; PC = \text{JumpAddr}$	(5) 3 _{hex}
Jump Register	jr R	$PC = R[rs]$	0/08 _{hex}
Load Byte Unsigned	lbu I	$R[rt] = \{24'b0, M[R[rs] + \text{SignExtImm}](7:0)\}$	(2) 24 _{hex}
Load Halfword Unsigned	lhu I	$R[rt] = \{16'b0, M[R[rs] + \text{SignExtImm}](15:0)\}$	(2) 25 _{hex}
Load Linked	ll I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7) 30 _{hex}
Load Upper Imm.	lui I	$R[rt] = \{\text{imm}, 16'b0\}$	f _{hex}
Load Word	lw R	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 23 _{hex}
Nor	nor R	$R[rd] = \sim (R[rs] R[rt])$	0/27 _{hex}
Or	or R	$R[rd] = R[rs] R[rt]$	0/25 _{hex}
Or Immediate	ori I	$R[rt] = R[rs] \text{ZeroExtImm}$	(3) d _{hex}
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/2a _{hex}
Set Less Than Imm.	slti I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) a _{hex}
Set Less Than Imm. Unsigned	sltiu I	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6) b _{hex}
Set Less Than Unsig.	sltu R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0/2b _{hex}
Shift Left Logical	sll R	$R[rd] = R[rt] << \text{shamt}$	0/00 _{hex}
Shift Right Logical	srl R	$R[rd] = R[rt] >> \text{shamt}$	0/02 _{hex}
Store Byte	sb I	$M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$	(2) 28 _{hex}
Store Conditional	sc I	$M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$	(2,7) 38 _{hex}
Store Halfword	sh I	$M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$	(2) 29 _{hex}
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b _{hex}
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	(1) 0/22 _{hex}
Subtract Unsigned	subu R	$R[rd] = R[rs] - R[rt]$	0/23 _{hex}

- (1) May cause overflow exception
 (2) SignExtImm = { 16(immediate[15]), immediate }
 (3) ZeroExtImm = { 16(1b'0), immediate }
 (4) BranchAddr = { 14(immediate[15]), immediate, 2'b0 }
 (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
 (6) Operands considered unsigned numbers (vs. 2's comp.)
 (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5
I	opcode	rs	rt	immediate		
	31	26 25	21 20	16 15		
J	opcode	address				
	31	26 25				

ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	bclt FI	if(FPcond) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1--
Branch On FP False	bclf FI	if(!FPcond) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0--
Divide	div R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	0/--/--1a
Divide Unsigned	divu R	$Lo = R[rs]/R[rt]; Hi = R[rs]\%R[rt]$	(6) 0/--/--1b
FP Add Single	add.s FR	$F[fd] = F[fs] + F[ft]$	11/10/--/0
FP Add Double	add.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/--/0
FP Compare Single	c.x.s* FR	$FPcond = (F[fs] \text{ op } F[ft]) ? 1 : 0$	11/10/--/y
FP Compare Double	c.x.d* FR	$FPcond = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11/--/y
* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)			
FP Divide Single	div.s FR	$F[fd] = F[fs] / F[ft]$	11/10/--/3
FP Divide Double	div.d TR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/--/3
FP Multiply Single	mul.s FR	$F[fd] = F[fs] * F[ft]$	11/10/--/2
FP Multiply Double	mul.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/--/2
FP Subtract Single	sub.s FR	$F[fd] = F[fs] - F[ft]$	11/10/--/1
FP Subtract Double	sub.d FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/--/1
Load FP Single	lwc1 I	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/--/--
Load FP Double	ldc1 I	$F[rt+1] = M[R[rs] + \text{SignExtImm}];$ $F[rt] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/--/--
Move From Hi	mghi R	$R[rd] = Hi$	0/--/--/10
Move From Lo	mfl0 R	$R[rd] = Lo$	0/--/--/12
Move From Control	mfc0 R	$R[rd] = CR[rs]$	10/0/--/0
Multiply	mult R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/--/--/18
Multiply Unsigned	multu R	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/--/--/19
Shift Right Arith.	sra R	$R[rd] = R[rt] >>> \text{shamt}$	0/--/--/3
Store FP Single	swc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/--/--
Store FP Double	sdc1 I	$M[R[rs] + \text{SignExtImm}] = F[rt];$ $M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/--/--

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
31	26 25	21 20	16 15	11 10	6 5	0
FI	opcode	fmt	ft	immediate		
31	26 25	21 20	16 15			

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if($R[rs] < R[rt]$) $PC = \text{Label}$
Branch Greater Than	bgt	if($R[rs] > R[rt]$) $PC = \text{Label}$
Branch Less Than or Equal	b1e	if($R[rs] <= R[rt]$) $PC = \text{Label}$
Branch Greater Than or Equal	bge	if($R[rs] >= R[rt]$) $PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes