

**Department of Computer Science, National Tsing Hua University**  
**Ph.D. Qualification Examination**  
**Computer Architecture, Spring 2017**

1. (15%) Please describe the values of X and Y and show how they can be calculated, how Y is translated to PC

<b>Loop: sll \$t1, \$s3, 2</b>	<b>4004</b>	<b>0</b>	<b>0</b>	<b>19</b>	<b>9</b>	<b>4</b>	<b>0</b>
<b>add \$t1, \$t1, \$s6</b>	<b>4008</b>	<b>0</b>	<b>9</b>	<b>22</b>	<b>9</b>	<b>0</b>	<b>32</b>
<b>lw \$t0, 0(\$t1)</b>	<b>4012</b>	<b>35</b>	<b>9</b>	<b>8</b>	<b>0</b>		
<b>bne \$t0, \$s5, Loop</b>	<b>4016</b>	<b>5</b>	<b>8</b>	<b>21</b>	<b>X</b>		
<b>j Loop</b>	<b>4024</b>	<b>2</b>	<b>Y</b>				

2. (15%) Put an X in the box if performance depends on

	Clock rate	Instruction Count	cpi
<b>Instruction Set</b>			
<b>Organization</b>			
<b>Technology</b>			

3. (9%) Consider a MIPS pipeline with the following five stages: IF (Instruction Fetch), ID (Instruction Decode and Register File Read), EX (Execution or Address Calculation), MEM (Data Memory Access), and WB (Write Back). The cycle time depends on whether the full forwarding is supported or not. More precisely, without forwarding, the cycle time is 200 ps; while with full forwarding, the cycle time is 300 ps. Consider the following instruction sequence:

I1: sub r4, r3, r2

I2: or r3, r4, r1

I3: and r4, r4, r3

Please answer the following questions.

- (2%) Please mark all the Read-After-Write (RAW), Write-After-Write (WAW), and Write-After-Read (WAR) dependences.
- (2%) In the considered pipeline, the register-read happens in the second half of each clock cycle, and the register-write happens in the first half. Suppose the pipeline is without forwarding, point out all the hazards and insert nop instructions to get rid of them.

- c. (2%) Suppose the pipeline is with full forwarding, list all the hazards and add `nop` instructions to eliminate them.
  - d. (2%) Compute and report the total execution times of the instruction sequence without and with (full) forwarding. Please show your work.
  - e. (1%) What is the speedup achieved by adding full forwarding to the pipeline without forwarding?
4. (8%) Let us consider a 5-stage MIPS pipeline with no control hazards, no delay slots, and with full forwarding support. Consider the following instruction sequence:

```
begin: lw r1, 0(r1)
       sub r1, r1, r0
       lw r1, 0(r1)
       lw r1, 0(r1)
       lw r1, 0(r1)
       beq r1, r2, begin
```

Please answer the following questions.

- a. (6%) Say we are in the fifth iteration of the loop. Please draw a pipeline execution diagram from the cycle when we fetch the first `lw` in the iteration, until the cycle when we fetch the first `lw` in the next iteration. In your diagram, please include all the instructions that are in the pipeline during the cycles (more specifically, some instructions came from the fourth iterations). Please mark (e.g., circle) the stage name if the corresponding instruction is not doing useful work in that stage.
  - b. (2%) In the fifth iteration of the loop, how many cycles in which all the 5 stages perform useful work?
5. (8%) For a conditional branch instruction (perhaps in a loop) with the following pattern: T (Taken), NT (Not-Taken), T, T, T, NT, T. Answer the following questions.
- a. (2%) Design a one-bit predictor, explain how it works, and report its accuracy for the first 7 branches. Note that, you have to clearly state any assumption you make, and show your work.
  - b. (3%) Design a two-bit predictor, explain how it works, and report its accuracy for the first 7 branches. State any assumption you make, and show your work.
  - c. (3%) What is the accuracy of your two-bit predictor if the pattern repeats forever?

6. (10%) In this question, consider a MIPS 5-stage pipeline with the following properties:
- Every stage takes 1 cycle.
  - The register-read happens in the second half of each clock cycle, and the register-write happens in the first half.
  - Full forwarding is supported.
  - Branches are resolved in the ID stages, and the prediction accuracy is 80%.
  - Jump instruction (j) incurs zero stalls or flushes.

Please answer the following questions.

- a) (3%) Write a MIPS function to convert any uppercase characters (ASCII code between 65 and 90, inclusive) in an input string into lowercase characters (ASCII code between 97 and 122). The input string is null-terminated, and your function should stop once seeing the first null character.
- b) (2%) If the input string only contains 50 uppercase characters followed by a null character, how many instructions would be executed?
- c) (2%) Suppose we run the function on an outdated MIPS processor with no pipeline, and a cycle time of 10 ns. What is the execution time? Please show your work.
- d) (3%) Now, if we send the same input string to the modern 5-stage MIPS CPU, how many total cycles are needed? If the cycle time is 3 ns, what is the execution time? Please show your work; in particular, you need to point out the numbers of hazards and flushes.
7. (5%) How many total kilobytes are required for a direct-mapped cache with 32KB of data and 4-word blocks, assuming a 32-bit address?
8. a) (5%) For a processor with a base CPI of 1.0, assuming all references hit in the primary cache, and a clock rate of 2 GHz. Assume a main memory access time of 160 ns, including all the miss handling. Suppose the miss rate per instruction at the primary cache is 2.5%, which is the total CPI for the processor with one level of caching.
- b) (5%) If we want to achieve a speedup of three times (300%) by adding a secondary cache which has an 8 ns access time for either a hit or a miss, what is the target miss rate to the main memory that we need to reduce to, with a large enough secondary cache?

9. (10%) Assume a two-way set associative cache has 4 one-word blocks with the LRU (least recently used) replacement policy. Consider the following address sequence: 11, 2, 11, 3, 15, 11, 8, 2, 14, 3, 9, 3. Complete the following table for the contents of cache blocks after reference and their hit or miss.

Address of Memory Block Accessed	Hit or Miss	Contents of Cache Blocks After Reference			
		Set 0	Set 0	Set 1	Set 1
11					
2					
11					
3					
15					
11					
8					
2					
14					
3					
9					
3					

10. (10%) Explain the purpose of the translation-lookaside buffer (TLB). Draw a diagram and describe how it works. What kind of fields do you need to construct a TLB and why?

# Appendix: MIPS Instruction Reference Sheet

## OPCODES, BASE CONVERSION, ASCII SYMBOLS


MIPS opcode (31:26)	(1) MIPS funct (5:0)	(2) MIPS funct (5:0)	Binary	Decimal	Hexa-decimal	ASCII Character	Decimal	Hexa-decimal	ASCII Character
(1)	sll	add <sub>f</sub>	00 0000	0	0	NUL	64	40	@
		sub <sub>f</sub>	00 0001	1	1	SOH	65	41	A
	srl	mul <sub>f</sub>	00 0010	2	2	STX	66	42	B
	jal	div <sub>f</sub>	00 0011	3	3	ETX	67	43	C
	beq	sliv	00 0100	4	4	EOT	68	44	D
	bne		00 0101	5	5	ENQ	69	45	E
	blez	srlv	00 0110	6	6	ACK	70	46	F
	bgtz	sra	00 0111	7	7	BEL	71	47	G
	addi	jr	00 1000	8	8	BS	72	48	H
	addiu	jalr	00 1001	9	9	HT	73	49	I
	sllt	movz	00 1010	10	a	LF	74	4a	J
	slltiu	movn	00 1011	11	b	VT	75	4b	K
	andi	syscall	00 1100	12	c	FF	76	4c	L
	ori	break	00 1101	13	d	CR	77	4d	M
	xori		00 1110	14	e	SO	78	4e	N
	lui	sync	00 1111	15	f	SI	79	4f	O
(2)	mfhi		01 0000	16	10	DLE	80	50	P
	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	mov <sub>f</sub>	01 0010	18	12	DC2	82	52	R
	mtlo	movn <sub>f</sub>	01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d	]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
	lb	add	10 0000	32	20	Space	96	60	“
	lh	addu	10 0001	33	21	!	97	61	a
	lwl	sub	10 0010	34	22	"	98	62	b
	lwr	subu	10 0011	35	23	#	99	63	c
	lbu	and	10 0100	36	24	\$	100	64	d
	lhu	or	10 0101	37	25	%	101	65	e
	lwr	xor	10 0110	38	26	&	102	66	f
	lwr	nor	10 0111	39	27	'	103	67	g
	sb		10 1000	40	28	(	104	68	h
	sh		10 1001	41	29	)	105	69	i
	swl	sllt	10 1010	42	2a	*	106	6a	j
	sw	slltu	10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	-	109	6d	m
			10 1110	46	2e	.	110	6e	n
	swr	cache	10 1111	47	2f	/	111	6f	o
	ll	tge	11 0000	48	30	0	112	70	p
	lwc1	tgeu	11 0001	49	31	1	113	71	q
	lwc2	tlit	11 0010	50	32	2	114	72	r
	pref	tltu	11 0011	51	33	3	115	73	s
		teq	11 0100	52	34	4	116	74	t
	ldc1		11 0101	53	35	5	117	75	u
	ldc2	tne	11 0110	54	36	6	118	76	v
			11 0111	55	37	7	119	77	w
	sc		11 1000	56	38	8	120	78	x
	swc1		11 1001	57	39	9	121	79	y
	swc2		11 1010	58	3a	:	122	7a	z
			11 1011	59	3b	;	123	7b	{
			11 1100	60	3c	<	124	7c	
	sdcl		11 1101	61	3d	=	125	7d	}
	sdcc		11 1110	62	3e	>	126	7e	~
			11 1111	63	3f	?	127	7f	DEL

(1) opcode(31:26) == 0  
 (2) opcode(31:26) == 17<sub>ten</sub> (11<sub>hex</sub>); if fmt(25:21) == 16<sub>ten</sub> (10<sub>hex</sub>) f = s (single);  
 if fmt(25:21) == 17<sub>ten</sub> (11<sub>hex</sub>) f = d (double)

## IEEE 754 FLOATING-POINT STANDARD

$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$   
 where Single Precision Bias = 127,  
 Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:




## IEEE 754 Symbols


Exponent	Fraction	Object
0	0	± 0
0	≠ 0	± Denorm
1 to MAX - 1	anything	± Fl. Pt. Num.
MAX	0	±∞
MAX	≠ 0	NaN

S.P. MAX = 255, D.P. MAX = 2047


## MEMORY ALLOCATION




## STACK FRAME



## DATA ALIGNMENT



## EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

## EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

## SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)

SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX	SIZE	PRE-FIX
10 <sup>3</sup> , 2 <sup>10</sup>	Kilo-	10 <sup>15</sup> , 2 <sup>50</sup>	Peta-	10 <sup>-3</sup>	milli-	10 <sup>-15</sup>	femto-
10 <sup>6</sup> , 2 <sup>20</sup>	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10 <sup>-6</sup>	micro-	10 <sup>-18</sup>	atto-
10 <sup>9</sup> , 2 <sup>30</sup>	Giga-	10 <sup>21</sup> , 2 <sup>70</sup>	Zetta-	10 <sup>-9</sup>	nano-	10 <sup>-21</sup>	zepto-
10 <sup>12</sup> , 2 <sup>40</sup>	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10 <sup>-12</sup>	pico-	10 <sup>-24</sup>	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.

# MIPS Reference Data

①



## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add R	R[rd] = R[rs] + R[rt]	(1) 0/20 <sub>hex</sub>
Add Immediate	addi I	R[rt] = R[rs] + SignExtImm	(1,2) 8 <sub>hex</sub>
Add Imm. Unsigned	addiu I	R[rt] = R[rs] + SignExtImm	(2) 9 <sub>hex</sub>
Add Unsigned	addu R	R[rd] = R[rs] + R[rt]	0/21 <sub>hex</sub>
And	and R	R[rd] = R[rs] & R[rt]	0/24 <sub>hex</sub>
And Immediate	andi I	R[rt] = R[rs] & ZeroExtImm	(3) c <sub>hex</sub>
Branch On Equal	beq J	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 <sub>hex</sub>
Branch On Not Equal	bne J	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5 <sub>hex</sub>
Jump	j J	PC=JumpAddr	(5) 2 <sub>hex</sub>
Jump And Link	jal J	R[31]=PC+8;PC=JumpAddr	(5) 3 <sub>hex</sub>
Jump Register	jr R	PC=R[rs]	0/08 <sub>hex</sub>
Load Byte Unsigned	lbu I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2) 24 <sub>hex</sub>
Load Halfword Unsigned	lhu I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2) 25 <sub>hex</sub>
Load Linked	ll I	R[rt] = M[R[rs]+SignExtImm]	(2,7) 30 <sub>hex</sub>
Load Upper Imm.	lui I	R[rt] = {imm, 16'b0}	f <sub>hex</sub>
Load Word	lw I	R[rt] = M[R[rs]+SignExtImm]	(2) 23 <sub>hex</sub>
Nor	nor R	R[rd] = ~(R[rs]   R[rt])	0/27 <sub>hex</sub>
Or	or R	R[rd] = R[rs]   R[rt]	0/25 <sub>hex</sub>
Or Immediate	ori I	R[rt] = R[rs]   ZeroExtImm	(3) d <sub>hex</sub>
Set Less Than	slt R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	0/2a <sub>hex</sub>
Set Less Than Imm.	slti I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2) a <sub>hex</sub>
Set Less Than Imm. Unsigned	sltiu I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6) b <sub>hex</sub>
Set Less Than Unsig.	sltu R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6) 0/2b <sub>hex</sub>
Shift Left Logical	sll R	R[rd] = R[rt] << shamt	0/00 <sub>hex</sub>
Shift Right Logical	srl R	R[rd] = R[rt] >> shamt	0/02 <sub>hex</sub>
Store Byte	sb I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2) 28 <sub>hex</sub>
Store Conditional	sc I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7) 38 <sub>hex</sub>
Store Halfword	sh I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2) 29 <sub>hex</sub>
Store Word	sw I	M[R[rs]+SignExtImm] = R[rt]	(2) 2b <sub>hex</sub>
Subtract	sub R	R[rd] = R[rs] - R[rt]	(1) 0/22 <sub>hex</sub>
Subtract Unsigned	subu R	R[rd] = R[rs] - R[rt]	0/23 <sub>hex</sub>

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) ZeroExtImm = { 16{1b'0'}, immediate }
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5) JumpAddr = { PC+4[31:28], address, 2'b0 }
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

## BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31	26 25	21 20	16 15	11 10	6 5
I	opcode	rs	rt	immediate		
	31	26 25	21 20	16 15		
J	opcode	address				
	31	26 25				

## ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	bclt FI	if(FPcond)PC=PC+4+BranchAddr	(4) 11/8/1/-
Branch On FP False	bclf FI	if(!FPcond)PC=PC+4+BranchAddr	(4) 11/8/0/-
Divide	div R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0/-/-/1a
Divide Unsigned	divu R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	(6) 0/-/-/1b
FP Add Single	add.s FR	F[fd] = F[fs] + F[ft]	11/10/-/0
FP Add Double	add.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}	11/11/-/0
FP Compare Single	c.x.s* FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10/-/y
FP Compare Double	c.x.d* FR	FPcond = ({F[fs],F[fs+1]} op {F[ft],F[ft+1]}) ? 1 : 0	11/11/-/y
* (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)			
FP Divide Single	div.s FR	F[fd] = F[fs] / F[ft]	11/10/-/3
FP Divide Double	div.d TR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}	11/11/-/3
FP Multiply Single	mul.s FR	F[fd] = F[fs] * F[ft]	11/10/-/2
FP Multiply Double	mul.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}	11/11/-/2
FP Subtract Single	sub.s FR	F[fd] = F[fs] - F[ft]	11/10/-/1
FP Subtract Double	sub.d FR	{F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}	11/11/-/1
Load FP Single	lwc1 I	F[rt]=M[R[rs]+SignExtImm]	(2) 31/-/-/1-
Load FP Double	ldc1 I	F[rt]=M[R[rs]+SignExtImm]; F[rt+1]=M[R[rs]+SignExtImm+4]	(2) 35/-/-/1-
Move From Hi	mfhi R	R[rd] = Hi	0/-/-/10
Move From Lo	mflo R	R[rd] = Lo	0/-/-/12
Move From Control	mfc0 R	R[rd] = CR[rs]	10/0/-/0
Multiply	mult R	{Hi,Lo} = R[rs] * R[rt]	0/-/-/18
Multiply Unsigned	multu R	{Hi,Lo} = R[rs] * R[rt]	(6) 0/-/-/19
Shift Right Arith.	sra R	R[rd] = R[rt] >>> shamt	0/-/-/3
Store FP Single	swc1 I	M[R[rs]+SignExtImm] = F[rt]	(2) 39/-/-/1-
Store FP Double	swd1 I	M[R[rs]+SignExtImm] = F[rt]; M[R[rs]+SignExtImm+4] = F[rt+1]	(2) 3d/-/-/1-

## FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31	26 25	21 20	16 15	11 10	6 5
FI	opcode	fmt	ft	immediate		
	31	26 25	21 20	16 15		

## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs]<R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes